(43) Date of publication: 30.07.2003 Bulletin 2003/31 (51) Int CI.7: **H04L 25/06**, H04L 1/00, H04L 7/033, H04L 7/04

- (21) Application number: 02250544.0
- (22) Date of filing: 28.01,2002
- (84) Designated Contracting States:
 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL FT SE TR
 Designated Extension States:
 AL LT LY MK RO SI
- (71) Applicant: LUCENT TECHNOLOGIES INC. Murray Hill, New Jersey 07974-0636 (US)
- (72) Inventors:
 Haunstein, Herbert
 91077 Nuremberg (DE)

- .
- Link, Thomas Fred Nuremberg, 90451 (DE)
- Kunz, Frank
- 90403 Nuarnberg (DE)
- Sticht, Konrad
 92676 Eachenbach (DE)
- (74) Representative: Sarup, David Alexander et al Lucent Technologias NS UK Limted, 5 Mornington Road Woodford Green, Essex IGS OTU (GB)
- (54) Setting of decision thresholds and sampling phase based on previous bit values
- (57) A decision feedback structure for recovering a bit stream out of received signals is contemplated, wherein the sampling instant may be tuned in dependence of the sequence or pattern of the preceding bits so as to follow the bit sequence dependent instant of the maximum eye opening. The decision-feedback equalser structure comprises a signal input, decision means

for making a bit value decision at a sampling instant, a feedback path in feed back bit values to said decision means and means for adapting the sampling instant for a bit value decision made by said decision means with respect to the sampling phase depending on the bit values of preceding bits, in particular depending on the bit value of the previous bit.




Fig. 3

Description

[0001] The invention reletes to a device end a method for signel equalization in a signal receiving unit comprising a Decision Feedback Equelizer, in particular to the adjustment of equalization parameters used to equalize the received signels and to a feed forward equalizer depted to carrying out the adjusting method.

[0002] Modem high capacity, long distance communication systems are usually based on fiber-optical data transmission. However, the signals will become more or less distorted due to various linear and nonlinear phenomene upon transmission over the optical transmission fibers. In particular, chromatic dispersion (CD), poleration model dispersion, chipu, extinction ratio, four weve mixing, self phase modulation and cross phase modulation are relevant for the distortions end thereby introduce intersymbol Interference (SIS). Additional distortions may be introduced by various parasitic elements of the conversion circulity.

[0003] Generally, these effects reduce the eye opening at the receiver and thareby lead to a reduced tolerable optical signal to noise ratio (OSNR).

[0004] In the optical receiver, the optical pulses are converted back into electrical signels. The digital data and sampling clock has to be derived from the enalog signal by means of a clock end data recovery circuitry (CDR).

[0005] In order to improve the signal quality at the CDR circuit, it is known to apply adaptive equalization. The eye opening penalty caused by ISI may be reduced or removed by employing adaptive equalization, whereby the signal equalization is usually performed in the electrical domain of the optical receiver.

[0006] Additionally, forward error correction is fre- 36 quently applied in order to Increase the transmission performance for e given signal to noise ratio. In encoding for forward error correction, redundant bits ere added to an incoming bit stream so that errors in transmission may be detected and corrected et the far end. [0007] Different FEC-Coding-Schemes are used, such as so called in band or out band, BCH (Bose-Chaudhury-Hoequengheen) or RS (Reed-Solomon) codes which fit for Sonet/SDH digital wrapper formats. If the input error rate of the data stream is below 45 the error corraction capability of the respective error correction code, the bit errors can be corracted and estimates of a bit error ratio (BER) mey be measured by using the edditional information from the respective FEC-decoding scheme. Specifically, the number of errors that can be corrected emount to (d-1)/2, where d denotes the minimum number of bit positions by which code words for a particular code are different ("Hamming distance"). Thus, using FEC, the BER of the decoded output signels can be greatly reduced in comparison to the incoming signals received and converted by the optical raceiver.

[0008] In order to increase the eye-opening bafore

digitizing the received and converted signals, linear and non-linear equalizers are employed. Well known filters are feed forward equalizars (FFE) and decision feedback equalizers (DFE).

(0009) Particularly, decision-feedback equalization (DFE) is a widely-used technique for removing intersymbol interference where noise enhencement caused by a lineer fead-forward equalizer (FFE) may introduce performance problems.

[0010] In order to digitize the received signals, currently implemented DFE structures utilize a regular sampling phase derived from the recovered clock by means of a nerrowband clock recovery. Consequently, the derived sampling phase is slowly adapted and used for digitization of a large number of bits.

[0011] Howaver, the optimum sampling instant or phase may vary depending on the signal history. Particularly, non-linear distortions may cause the position of the maximum eye opening to shift in time so that a CDR using a regular slowly verying sampling phase will miss the optimum instant for sloan is sampling.

[0012] Thus, it is an object of the invention to provide e decision feedback structure and e method for decision feedback equitazion, wherein the sampling instant may be tuned in dependence of the sequence or pattern of the preceding bits so as to follow the instant of the maximum eye opening.

[0013] Accordingly, the Invention teaches a decisionfeedback equalizer structure to recover a bit stream out of received analog signals, which comprises a signal input, bit value decision means for making a bit value decision at a sempling instant and a feedback path to feed back bit values to the decision means, whereby the structure further comprises meens for adapting the sampling instant for a bit value decision made by the decision means with respect to the sampling phase depening on the bit values of preceding bits, in particular depending on the bit values of previous bit.

[0014] Owing to the fact that esymmetrical distortions as introduced by nonlinear transmission effects require bit pattern dependent sampling phases to metch the optimum eye opening, a gain of margin for OSNR penelty end receiver power penalty can be achieved by adapting the sampling instant accordingly. Thus, in contrast to prior art devices, the inventive decision-feedback equalizer structure provides for bit pattern controlled adjustmant of the actual sampling phase. The Instant to sample the received signal is selected end/or adjusted on the basis of a sampling phase derived from a clock recovery circle and a delay which is edepted in dependence of preceding bit values. In order to select end/or edjust the actual sampling instant for the present bit to be recovered, previous bit values are fed back by means of a feedback loop. By choosing appropriate adapting or adjusting parameters, the sampling instant or sampling phase for a present decision can be shifted to hit the instant of the maximum eye opening.

[9015] According to a preferred embodiment, the

means for adapting the sampling instant for bit value decisions comprise at least two funable delay buffers for funing a first sampling instant for bit patterns including a preceding zero bit and a second sampling instant including a preceding one bit.

[0016] By providing tunabla delay buffers for different bit patterns, each buffer can be tuned independently to gain varsatile adaptation of the delay parameters to the characteristics of tha transmission line.

[0017] The data stream may include a forward error correction coda (FEC) which allows to improve the bit error rate (BER) for a given signal-to-noise ratio (SNR) by reducing stochastic distortions from optical or electrical noise and cross talk. For high bit rate transmission. FEC becomes more and more mature to increase the tolerable SNR on long haul transmissions. In ancoding for forward error correction, redundant bits are added to a bit stream so that errors may be detected and corrected at the far end. The number of added bits may be up to the number of signal bits, resulting in a doubling of the data transmission rate for in given channel. However, in many cases redundant transmission by using FEC is beneficial due to a guaranteed low arror rate. During forward error correction, conditional bit arror rates may be estimated, by counting faulty transmitted bits in dependence of preceding and succeeding bits. The ratios of conditional bit error rates provide information on deviations of decision thresholds and/or sampling phases from their optimum values. Likewise, these error rates may be used to shift the sampling instance, ideally, if 30 the values of decision thresholds and sampling phases are optimized, the conditional errors should be balenced. It is therefore advantageous to control the tunable delay buffers by conditional bit arror rates estimated by forward error corraction means.

[0018] The bit pattern dependent shift of the sampling instant may be transferred to the output signal which results in littlers of the clock of the output bit stream. In order to compensate this affact, the decision-feedback equalizer structure may advantageously comprise 49 means for retining the bit stream by using a clock signal recovered from the input signal.

[0019] Due to nonlinear distortions upon signal transmission, a bit pattern dependent shift of the level of the optimum decision threshold occurs in addition to the bit pattern dependent shift of the instant of the maximum eye opening. Therefore, it is advantageous to provide means for adaptively tuning the decision threshold for bit value decisions in dependence of the bit value of the preceding bit in order to gain optimum decision conditions.

[0020] Within the scope of the present invention, it is also contemplated to provide a method of recovering a bit stream from a received analog signal in a decision feedback structure. According to the method, a clock signal is recovered from the received analog signales, a sampling phase is generated from the clock signal, the input analos signal is compared with a decision in thresh-

old to come to a bit value decision at a time instant and a bit stream is generated on the basis of the bit value decisions, whereby the instant is adapted with respect to the sampling phase depending on previous bit value decisions, in particular depending on the preceding bit value decisions.

[0021] Consequently, the method is appropriate to provide optimum performance for accurate recognition of transmitted bit sequences which have been subjected to nonlinear effects since the optimum sampling instant is strongly influenced by ISI.

[0022] Advantageously, the instance may be tuned by means of conditional bit error rates which have been as-timated by forward error correction.

§ [0023] According to a preferred embodiment, two sampling instants are tuned independently. More spacifically, a first sampling instant is tuned which is utilized for the bit value decision if the praceding bit value is zero and a second sampling instant is tuned which is utilized for the bit value decision if the preceding bit value is one. For example, the tuning parenders may be controlled by the conditional bit error rates as estimated by forward error correction.

[0024] Owing to bit pattern or bit history dependant s sampling phases, the bit period of the digitized output data may oscillate. Thus, in order to evoid this undestinable affect, it is advantageous to synchronization may be advantageously acdata. The synchronization may be advantageously accomplished by a retirning procedure using the clock reor covered from the input data.

[0025] In order to improve the performance of tha mathod, it is further advantageous to adaptively tune the decision threshold for a bit value decision in dependence of the bit value of the preceding bit.

[0026] The invention is described in more detail below in view of preferred and most preferred embodiments and reference is made to the accompanying drawings, in which

Fig. 1 is a schema of an optical transmission channel,

Fig. 2 shows eye diagrams of distorted signals, and

Fig. 3 depicts a schematic circuit diagram of a preferred embodiment of the invantion.

[0027] Rafarence is now made to Fig. 1 showing components of an optical transmission channal 1, wherein in inventive feedbeck equalizer structure may be employed. Before transmission, data are processed in an FEC encoder 3 to provide a redundantly coded bit stream. The Bit stream is converted into optical signals by means of alectricate to policia converter 4 and transmitted via a fiber 5 to the racelvar at the far end. The receiver compress on optical to electrical converter 6 and dock and data recovery circuitry l'including a signal equelizar. The FEC-coded bit stream is then decoded equelizar. The FEC-coded bit stream is then decoded

by means of decoder 8. The decoder 8 may edditionelly monitor the transmission performance. The monitoring parameters, such as integral or conditional BER's may be used to adept or tune the settings of other components of the transmission line. In particular, the signal 5 equalizar at the receiver's slide has to be adapted to varietions in the transmission cheracteristics of the line.

[0023] However, due to nonlinear optical effects in the fiber, the optical signals enriving at the fare and are more or less distorted and subjected to ISI, es discussed 19

above.

[0029] Fig. 2 shows eye diegrams of distorted signals corresponding to verious bit sequences. The arrows 9 and 10 indicate the maximum eye openings for signals having different signal histories. More detailed, arrows 19 and 10 denote the maximum eye opening for signal sequences having a prescuding zero bit and one bit, respectively. Dashed lines 91 and 92 ment optimum decision thresholds for signals corresponding to bit sequences having a precoding zero bit (a010, a001) and 20 a proceding one bit (a101, a110), respectively. Currently implemented DFE structures dept the decision threshold level in dependence of the bit sequence to compensate bits effect introduced by ISI.

[0030] However, as it is evident from the position of 26 the arrows 91 end 92, the fine instant of the maximum aya opening shifts depending on the signal history, too. In the case of a leading zero bit, the optimum instant lies at time 10, whereas a leading one bit shifts the instant to time it. The DFE structure according to the present invention is capable to adapt the sampling instant depending on the signal history, resulting in an improved performance.

[0031] Reference is now made to Fig. 3, showing a schematic circuit diagram of an exemplary one-ten ambodiment of the inventive DFE structure 2. Data transmitted via an optical fiber ara received as analog signals et input 18 efter optical to electrical conversion. A clock signel ganarated by a clock recovery circuit is supplied via clock input 21. Input analog signals received at input 18 ere converted into binary signels by means of comparators 11 and 12. Each of the comparators 11 and 12 is supplied with independent decision threshold signels vie threshold inputs 19 and 20, respectively. In datali. comparator 12 is supplied with a decision threshold signal appropriete for bit sequences with a preceding zero bit and comparator 11 is supplied with e decision threshold signal appropriate for bit sequences with a preceding one bit. The threshold levels may be tuned in dependence of conditional bit error rates estimated by forward 50 error correction means.

[0032] The binary output signels of comparators 11 and 12 are supplied to flip-flops 13 and 14. Preferably, flip-flops 13 and 14 ere D-flip-flops. Signal sampling of 15 flip-flops is triggered by means of clock slignals provided vide clock inputs 13c end 14c, respectively. The clock signels are tapped from the clock signal recovered from the input data and supplied via clock input 21. The

tapped clock signal is delayed by meens of tuneble deley buffers 16 and 17. In this way, input signals tapped via branch 16e are sampled using a sampling instant generated from the sampling clock by tunable delay buffer 17. The sampling clock to delayed appropriately to match the best sampling instant corresponding to bit sequences with e leading one bit (instant to Infig. 2). Similarly, input signels tapped via brench 16b are sampled by filp-flog 13 using a sampling phese generated from the sampling clock by tuneble delay buffer 16.

[0033] The delay generated by buffara 16, 17 is conrolled by tuning parameters euch as tuning voltages supplied via linputs 22 and 23, respectively. The tuning parameters ere adepted to the characteristics of the transmission line. In example, the deley buffers 16 and 17 may be tuned in dependence of conditionel bit error rates which have been estimated by forward error correction so es to meintain optimum sampling conditions. Alternetively, the parameters may be uned using look up table values. The table values may be calculated by means of an eya monitor or an analog-to-digital converter (ADC) and a least mean source eigorithm.

[0034] At the output of flip-flops 13 end 14, digitized signals Q, Q1 are provided, which ere fed into multiplex 15. In the multiplexer 15, output signels ere generated by relaying one of the digitized signals Q0 and C1. By meens of a feedback path 24, the proceeding bisignal is fed back into the multiplexer 15. A relaying decision is made on the basis of the preceding bit value, i. e., in the case of a preceding zero bit, signal Q0 is releyed, whereas signal Q1 is releyed in the case of a pre-ceding one bit.

[0035] Due to the releying operation of multiplexer 15, the output signale comprise a clock signal within it a suspenposition of the deleyed clock elgenets generated by
unable deley buffers 16 and 17. Consequently, the
clock of the output bit stream includes a litter which may
cause interference with consecutive date processing
devices such as forward error correction circuitry. In order to evoid undesirable effects due to clock jitter, the
DFE structure 2 further provides for data retiming or synchronization. Retiming is ecomplished by e further fillpflop 25 circuitre 2 further provides for data retiming or synchronization. Retiming is ecomplished by e further fillpflop 25 is triggered by the clock signel as recovered
by the clock recovery circuitry of the recovery and suppilled vis clock input 21. In this way, a regular bit period
in the output bit stream is obtained.

[0038] The embodiment described above is a one-tap DFE-structure. However, the concept of the DFE structure scoording to the present invention can be easily extended to multi-tap DFE-structures, whereby each tap corresponds to e specific sequence of preceding bits or a group of sequences of preceding bits.

Claims

1. A decision-feedback equalizar structure for recov-

ering a bit stream out of received signals, comprising:

- a signal input.
- decision means for making a bit value decision 5 at a sampling instant.
- a feedback path to feed back bit values to said decision means,

characterized by

- means for adapting the sampling instant for a bit value decision made by said decision means with respect to the sampling phase depending on the bit values of preceding bits, in particular depending on the bit value of the previous bit.
- 2. A decision-feedback equalizer structure according to claim 1, whereby the means for adapting the sampling instant for bit value decisions comprises at least two tunable delay buffers for tuning a first sampling instant for bit pattern including a preceding zero bit and a second sampling instant including a preceding one bit.
- A decision-feedback equalizer structure according to claim 2, whereby the at least two tunable delay buffers are controlled depending on conditional bit error rates estimated by forward error correction means.
- A decision-feedback equalizer structure according to one of claims 1 to 3, characterized by means for retiming said bit stream using a clock signal recovered from the input signal.
- A decision-feedback equalizer structure according to one of claims 1 to 4, further comprising means for adaptively tuning the decision threshold for bit value decisions in dependence of the bit value of 40 the preceding bit.
- A method of recovering a bit stream from a received analog signal in a decision feedback structure, comprising the steps of:
 - recovering a clock signal from the received analog signals.
 - generating a sampling phase from the clock signal.
 - at an instance comparing the analog signal with a decision threshold to come to a bit value decision.
 - generating a bit stream based on said bit value decisions.

characterized by the step of

- adapting said instance with respect to the sempling phase depending on previous bit value decisions, in particular depending on the preceding bit value decision.
- A method according to claim 6, whereby the step of adapting said instance with respect to the sampling phase comprises the step of funing said instance in dependence of conditional bit error rates estimated by means of forward error correction.
- A method according to claim 6 or claim 7, whereby the step of adapting said instance with respect to the sampling phase comprises the steps of
 - tuning a first sampling instant which is utilized for the bit value decision if the preceding bit value is zero and
 - tuning a second sampling instant which is utilized for the bit value decision if the preceding bit value is one.
- A method according to one of claims 6 to 8, further comprising the step of retiming said bit stream using a clock signal recovered from the input signal.
 - 10. A method according to one of claims 6 to 9, further comprising, the step of adaptively turning a decision threshold for a bit value decision in dependence of the bit value of the preceding bit.

1




Fig. 1




Fig. 2




Fig. 3

7



European Paten Office

EUROPEAN SEARCH REPORT

Application Number EP 02 25 0544

Category	Citation of document with i	indication, where appropriate,	Relevant	CLASSIFICATION OF THE
X	US 6 178 213 B1 (K) 23 January 2001 (26 ** page 9, column 2, ** page 12, column 8 ** column 9, line 11 ** ** page 13, column 9 ** figure 7 **	to cialm	H04L25/06 H04L1/00 H04L7/033 H04L7/04	
x	DE 197 17 642 A (SI 5 November 1998 (19 * page 2, column 1, * page 3, column 3, * figure 3 *	1-10		
x	KAWAI M ET AL: "SM WITH AUTOMATIC DECI AND RETIMING PHASE PROCEEDINGS OF THE OPTICAL COMMUNICATI Vol. 1, 10 – 14 S 320–323, XPOGO43779 CHALMERS UNIVERSITY * the whole documen	1,4-6,9,	TECHNICAL FIELDS SEARCHED (Int. CL7)	
	WINTERS J H ET AL: "ELECTRICAL SIGNAL PROCESSING TECHNIQUES IN LONG-HAUL, FIGER-OPIC SYSTEMS" INTERNATIONS. INCLUDING SUPERCOMM TECHNICAL SCASSIONS, 2004-009, 2004-00		1,5,6,10	
	The present search report has b		1	
	Place of search THE HAGUE	Date of completion of the search 5 July 2002	More	Examine:
X partic Y partic docu A r techn O : non-	ATEGORY OF CITED DOCUMENTS Marty relevant it taken alone subarty relevant it combined with anoth ment of the same delegory foliogical background written clactor une mediate document	T : theory or princip E : earlier potent do after the filing or o	cument, but publis ité in the application for other reasons	hed on, or



EUROPEAN SEARCH REPORT FP 02 25 0544

	DOCUMENTS CONSIDERE			
Category	Citation of document with indicati of relevant passages	on, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	EP 0 469 647 A (AMPEX) 5 February 1992 (1992-0 * page 2, line 34 - lin * figure 1 *	02-05) e 43 * 	1,2,4-6, 8-10	
				TECHNICAL PIELDS
				BEARGHED (Ini.Cl.7)
	The present search report has been dr			
	Place of search	Date of completion of the search	T	Example
X : partio Y : partio docum A : techni O : non	FHE HAGUE FEGORY OF CITED DOCUMENTS Jarry relevant if taken alone untry relevant if combined with enother ent of the same odegory opposite before, and written disclosure written disclosure	5 July 2002 T Beary or principle E center passer document D document cited in C document cited for A momber of the sam document	inderlying the Inv ment, but publish the application other reasons	ed on, or

EP 1 331 779 A1

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 25 0544

This owner lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The emission of the cited of the European Patent Office (EDP 6s or The European Patent Office is in its wife ble these particular which are merely given for the purpose of information.

05-07-2002

	Patent docume cited in search re	nt port	Publication date		Patent family member(s)	Publication
US 	6178213	B1	23-01-2001	EP WO	1023793 A2 0011830 A2	02-08-2000 02-03-2000
DE	19717642	A	05-11-1998	DE BR CN WO EP	19717642 A1 9808995 A 1253684 T 9849801 A1 0978176 A1	05-11-1998 08-08-2000 17-05-2000 05-11-1998 09-02-2000
EP	0469647	A	05-02-1992	US CN DE DE EP JP JP	5097486 A 1058683 A ,B 69124754 D1 69124754 T2 0469647 A2 3027238 B2 4234249 A	17-03-1992 12-02-1992 03-04-1997 28-08-1997 05-02-1992 27-03-2000 21-08-1992
		******		JP	4234249 A	21-08-1992

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82